View SY100EL14VZC_402166.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

5V/3.3V 1:5 CLOCK DISTRIBUTION
FEATURES
s s s s s s s 3.3V and 5V power supply options Typical 30ps output-to-output skew Max. 50ps output-to-output skew Synchronous enable/disable Multiplexed clock input 75K internal input pull-down resistors Available in 20-pin SOIC package
ClockWorksTM SY100EL14V
DESCRIPTION
The SY100EL14V is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The EL14V is suitable for operation in systems operating from 3.3V to 5.0V supplies. If a single-ended input is to be used the VBB output should be connected to the CLK input and bypassed to ground via a 0.01F capacitor. The VBB output is designed to act as the switching reference for the input of the EL14V under single-ended input conditions, as a result this pin can only source/sink up to 0.5mA of current. The EL14V features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pull-down resistor) the SEL pin will select the differential clock input. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/ disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input. When both differential inputs are left open, CLK input will pull down to VEE and CLK input will bias around VCC/2.
PIN CONFIGURATION/BLOCK DIAGRAM
VCC EN VCC NC SCLK CLK CLK VBB SEL VEE 20 19 18 17 16 15 14 13 12 11 D Q 1 0
1 Q0
2 Q0
3 Q1
4 Q1
5 Q2
6 Q2
7 Q3
8 Q3
9 Q4
10 Q4
SOIC TOP VIEW
PIN NAMES
Pin CLK SCLK EN SEL VBB Q0-4 Function Differential Clock Inputs Scan Clock Input Synchronous Enable Clock Select Input Reference Output Differential Clock Outputs
TRUTH TABLE
CLK L H X X X SCLK X X L H X SEL L L H H X EN L L L L H Q L H L H L*
* On next negative transition of CLK or SCLK
Rev.: A
Amendment: /0
1
Issue Date: October 1999
Micrel
ClockWorksTM SY100EL14V
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VEE VI(3) IOUT Power Supply (VCC = 0V) Input Voltage (VCC = 0V) Output Current - Continuous - Surge Operating Temperature Range Operating Range(1),(2) Rating Value -8.0 to 0 0 to -6.0 50 100 -40 to +85 -5.7 to -3.0 Unit VDC VDC mA C V
TA VEE
NOTES: 1. Absolute maximum rating, beyond which, device life may be impaired, unless otherwise specified on an individual data sheet. 2. Parametric values specified at: 100EL14V Series: -3.0V to -5.5V. 3. In PECL mode operation, VI(Max) = VCC.
DC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min) to VEE (Max); VCC = GND(1)
TA = -40C Symbol VOH VOL VOHA VOLA VIH VIL IIL IIH IEE VBB Parameter Output HIGH Voltage(2) Output LOW Voltage(2) Output HIGH Voltage(2) Output LOW Voltage(2) Min. Typ. Max. -880 Min. -1025 -1085 -1005 TA = 0C Typ. -955 Max. -880 TA = +25C Min. -1025 Typ. -955 Max. -880 TA = +85C Min. -1025 Typ. -955 Max. -880 Unit mV mV mV mV mV mV A A mA V
-1830 -1695 -1555 -1810 -1705 -1620 -1810 -1705 -1620 -1810 -1705 -1620 -1095 -- -1165 -1810 -- -- -- -- -- -- -- 32 -- -- -1555 -880 -1035 -- -1165 -- -- -- -- -- -- -- 32 -- -- -1610 -880 -1035 -- -1165 -- -- -- -- -- -- -- 32 -- -- -1610 -880 -1035 -- -1165 -- -- -- -- -- -- -- 34 -- -- -1610 -880 -1475 -- -- 150 42 -1.26
Input HIGH Voltage Input LOW Voltage Input LOW Current(3) CLK Input High Current Power Supply Current Output Reference Voltage
-1475 -1810 -- -- 150 40 -1.26 0.5 -300 -- -- -1.38
-1475 -1810 -- -- 150 40 -1.26 0.5 -300 -- -- -1.38
-1475 -1810 -- -- 150 40 -1.26 0.5 -300 -- -- -1.38
0.5 -300 -- -- -1.38
NOTES: 1. This table replaces the three traditionally seen in ECL 100K data books. The same DC parameter values at VEE = -4.5V now apply across the full VEE range of -3.0V to -5.5V. Outputs are terminated through a 50 resistor to -2.0V except where otherwise specified on the individual data sheets. 2. VIN = VIH(Max) or VIL(Min). 3. VIN = VIL(Max).
2
Micrel
ClockWorksTM SY100EL14V
AC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min) to VEE (Max); VCC = GND
TA = -40C Symbol tPLH tPHL Parameter Propagation Delay CLK to Q (Diff) CLK to Q (SE) SCLK to Q Part-to-Part Skew(1) Within-Device Skew Setup Time EN Hold Time EN Minimum Input Swing CLK Min. 520 470 470 -- -- 150 200 150 Max. 720 770 770 200 50 -- -- -- TA = 0C Min. 550 500 500 -- -- 150 200 150 Max. 750 800 800 200 50 -- -- -- Min. 580 530 530 -- -- 150 200 150 TA = +25C Typ. 680 680 680 -- -- -- -- -- Max. 780 830 830 200 50 -- -- -- TA = +85C Min. 630 580 580 -- -- 150 200 150 Max. 830 880 880 200 50 -- -- -- ps ps ps mV mV -2.0 -1.8 230 -0.4 -0.4 500 -2.1 -1.9 230 -0.4 -0.4 500 -2.1 -1.9 230 -- -- 360 -0.4 -0.4 500 -2.1 -1.9 230 -0.4 -0.4 500 ps Unit ps
tskew tS tH VPP VCMR
Common Mode Range(2) VPP < 500mV VPP 500mV
tr tf
Output Rise/Fall Times Q (20% - 80%)
NOTES: 1. Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions. 2. The VCMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP(Min) and 1V. The lower end of the VCMR range varies 1:1 with VEE. The numbers in the specification table assume a nominal VEE = -3.3V. For PECL operation, the VCMR(Min) will be fixed at 3.3V - |VCMR(Min)|.
PRODUCT ORDERING CODE
Ordering Code SY100EL14VZC SY100EL14VZCTR Package Type Z20-1 Z20-1 Operating Range Commercial Commercial
3
Micrel
ClockWorksTM SY100EL14V
20 LEAD SOIC .300" WIDE (Z20-1)
Rev. 03
MICREL-SYNERGY
TEL
3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
FAX
+ 1 (408) 980-9191
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. (c) 2000 Micrel Incorporated
4

▲Up To Search▲

Price & Availability of SY100EL14VZC

	To Download SY100EL14VZC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .